IfW



PATENT Docket No. INTEL/16136X

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

I hereby certify that this paper is Applicants: Sun being deposited with the United States Postal Service with Serial No.: 10/608,683 sufficient postage as first class mail in an envelope addressed to: Filed: June 27, 2003 Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-Assignee: Intel Corporation 1450 on this date: For: METHODS AND APPARATUS TO 25, 2004 MANAGE A CACHE MEMORY Group Art Unit: 2171 James A. Flight Registration No. 37,622 Examiner: Unknown Attorney for Applicant(s)

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

The patents and/or publications listed on the enclosed PTO Form-1449 are submitted pursuant to 37 CFR §§ 1.56, 1.97, and 1.98. Copies of the patents or publications are enclosed.

TIME OF FILING

This information disclosure statement is being filed to the best of the undersigned's knowledge, before the mailing date of a first Office action on the merits. In accordance with 37 CFR §1.97(b), no certification or fee is required.



PRIOR AND RELATED APPLICATIONS

The examiner is advised of the following related applications:

Applicant(s):

Sun

Serial No.

10/424,356

Filing Date:

April 28, 2003

Title:

Methods and Apparatus to Detect Patterns in

Programs

Status:

Pending

Applicant(s):

Sun

Serial No.

10/608,324

Filing Date: Title:

June 27, 2003 Methods and Apparatus to Prefetch Memory

Objects

Status:

Pending

Applicant(s):

Sun

Serial No.

10/833,762

Filing Date:

April 28, 2004

Title:

Methods and Apparatus to Detect a Macroscopic

Transaction Boundary in a Program

Status:

Pending

METHOD OF PAYMENT


\boxtimes	No fee is required.
П	Attached is a check in the amount of \$
The C	Commissioner is authorized to charge any fee deficiency required by this
paper, or cree	dit any overpayment, to Deposit Account No. 50-2455. A copy of this paper
is enclosed.	
Corresponde	nce Address:
	Respectfully submitted,
	GROSSMAN & FLIGHT, LLC. 20 N. Wacker Drive Suite 4220 Chicago, Illinois 60606 (312) 580-1020

By:

James A. Flight Registration No.: 37,622

May 25, 2004

Attorneys for Intel Corporation



U.S. Department of Commerce Patent and Trademark Office Atty. Docket No. Serial No. 1NTEL/16136X 10/608,683

Applicant

Sun
Filing Date
6/27/2003

Group Art Unit

2171

NFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)
C	Doug Joseph et al., "Prefetching using Markov Predictors". 1997 Proceedings of the International Symposium on Computer Architecture (ISCA'97), June 1997, Denver Colorado.
C	O2 Ashutosh S. Dhodapkar et al., "Managing Multi-Configuration Hardware via Dynamic
C	Working Set Analysis", May, 2002. Trishul M. Chilimbi et al., "Dynamic Hot Data Stream Prefetching for General-Purpose Programs", PLDI-2002, May, 2002.
	04 Mingqiu Sun et al., "Entropy-based Characterization of Program Phase Behaviors," February
	2004, Madrid Spain. S. Dhodapkar et al., "Comparing Program Phase Detection Techniques", Micro-2003, 2003.
	2000. V. Polo et al. "Dynamo: A transparent dynamic optimization system", PLDT 2000, June 2000.
	B. Balasubramonian et al., "Memory Hierarchy Reconfiguration for Energy and Performance in
	J. E. Smith et al., "Dynamic Microarchitecture Adaptation via Co-designed visual machine
	ISSCC-2002, February 2002. M. Huang et al., "Positional Adaptation of Processors: Application to Energy Reduction", ISCA
	2003, June 2003. T. Sherwood et al., "Phase Tracking and Prediction", ISCA-2003, June 2003.
	T. Sherwood et al., "Automatically Characterizing Large Scale Program Behavior", ASPLOS-
	2002, October 2002. C12 C.E. Shannon, "A Mathematical Theory of Communication", Bell Syst. Tech. J., 27, 379-423, 623-656. July and October, 1948.
	C13 Standard Performance Evaluation Corperation (SPEC) JBB2000 [offinite]. St 20 [control of the Internation (SPEC) JBB2000 [offinite]. St 20 [control of the Internation (SPEC) JBB2000 [offinite]. St 20 [control of the Internation (SPEC) JBB2000 [offinite]. St 20 [control of the Internation (SPEC) JBB2000 [offinite]. St 20 [control of the Internation (SPEC) JBB2000 [offinite]. St 20 [control of the Internation (SPEC) JBB2000 [offinite]. St 20 [control of the Internation (SPEC) JBB2000 [offinite]. St 20 [control of the Internation (SPEC) JBB2000 [offinite]. St 20 [control of the Internation (SPEC) JBB2000 [offinite]. St 20 [control of the Internation (SPEC) JBB2000 [offinite]. St 20 [control of the Internation (SPEC) JBB2000 [control of the Internation (SPEC) JBB200 [control of the Interna
	Standard Performance Evaluation Corperation (SPEC) JBB2000 [OHING]: St 2017 [February 2004]: Retrieved from the Internet: <url:< td=""></url:<>
	http://www.spec.org/jAppSerVer2002/>, 2 pages C15 Dinero IV Trace-Driven Uniprocessor Cache Simulator: [retrieved on May 14, 2004]: Retrieved from the Internet: <url: dinerolv="" http:="" www.cs.wisc.edu="" ~markhill=""></url:> , 2 pages

EXAMINER

DATE CONSIDERED

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.